16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90580C Series

MB90583C/583CA/F583C/F583CA/587C/587CA/V580B

■ DESCRIPTION

The MB90580C series is a line of general-purpose, Fujitsu 16-bit microcontrollers designed for process control applications which require high-speed real-time processing, such as consumer products.

While inheriting the AT architecture of the F²MC*¹ family, the instruction set for the F²MC-16LX CPU core of the MB90580C series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90580C has an on-chip 32-bit accumulator which enables processing of long-word data.

The peripheral resources integrated in the MB90580C series include: an 8/10-bit A/D converter, an 8-bit D/A converter, UARTs (SCI) 0 to 4, an 8/16-bit PPG timer, 16-bit I/O timers (16-bit free-run timer, input capture units (ICUs) 0 to 3, output compare units (OCUs) 0 and 1), and an IEBus™ controller *2.

Notes: *1: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.


*2: IEBus™ is a trademark of NEC Corporation.

■ FEATURES

- Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication) maximum multiplier = 4
- Maximum memory space 16 Mbyte Linear/bank access

(Continued)

■ PACKAGES



(Continued)

Instruction set optimized for controller applications

Supported data types: bit, byte, word, and long-word types

Standard addressing modes: 23 types

32-bit accumulator enhancing high-precision operations

Signed multiplication/division and extended RETI instructions

• Enhanced high level language (C) and multitasking support instructions

Use of a system stack pointer

Symmetrical instruction set and barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed: 4 byte instruction queue
- · Enhanced interrupt function

Up to eight priority levels programmable

External interrupt inputs: 8 lines

Automatic data transmission function independent of CPU operation

Up to 16 channels for the extended intelligent I/O service

DTP request inputs: 8 lines

Internal ROM

FLASH: 128 Kbyte

MASKROM: 128 Kbyte (MB90583C/CA), 64 Kbyte (MB90587C/CA)

Internal RAM

FLASH: 6 Kbyte

MASKROM: 6 Kbyte (MB90583C/CA), 4 Kbyte (MB90587C/CA)

General-purpose ports

Up to 77 channels (Input pull-up resistor settable for: 22 channels. Output open drain settable for: 8 channels)

IEBus[™] controller*

Three different data transfer rates selectable

Mode 0: 3.9 Kbps (16 bytes/frame)

Mode 1: 17.0 Kbps (32 bytes/frame)

Mode 2: 26.0 Kbps (128 bytes/frame)

- *: IEBus™ is a trademark of NEC Corporation.
- A/D Converter (RC): 8 ch

8/10-bit resolution

Conversion time: 34.7 μs (Min.), 12 MHz operation

D/A Converter: 2 ch
 8-bit resolutions
 Setup time: 12.5 μs

• UART: 5 ch

• 8/16 bit PPG: 1 ch

8 bits × 2 channels: 16 bits × 1 channel: Mode switching function provided

• 16 bit reload timer: 3 ch

• 16-bit PWC timer: 1 channel

Noise filter provided. Available to pulse width counter

 16 bit I/O timer Input capture : 4 ch Output compare : 2 ch

Free run timer: 1 chInternal clock generator

• Time-base counter/watchdog timer: 18-bit

- Clock monitor function integrated
- Low-power consumption mode Sleep mode Stop mode Hardware standby mode CPU intermittent operation mode
- Package: LQFP-100 / QFP-100
- CMOS technology

■ PRODUCT LINEUP

Part number	MB90587C/CA	MB90583C/CA	MB90F583C/CA	MB90V580B			
Classification		uced products SK ROM)	Mass-produced products (Flash ROM)	Development/ evaluation product			
ROM size	64 Kbytes	64 Kbytes 128 Kbytes 128 Kbytes Non					
RAM size	4 Kbytes	6 Kbytes	6 Kbytes	6 Kbytes			
Clock*1	Two clocks / one clock system	Two clocks / one clock system	Two clocks / one clock system	Two clocks system			
Emulator-specific power supply *2	_	_	_	None			
CPU functions	Data bit length: 1 Minimum execution	gth: 8 bits, 16 bits : 1 byte to 7 bytes bit, 8 bits, 16 bits on time: 62.5 ns (at n	nachine clock of 16 MHz) nachine clock of 16 MHz, m	inimum value)			
Ports	General-purpose	I/O ports (CMOS out I/O port (Can be set I/O ports (Input pull-t		: 45 : 8 : 22 : 77			
IEBus™ controller	None Communication mode: Half-duplex, asynchronous communication Multi-master system Access control: CDMA/CD Three modes selectable for different transmission speeds Transmit buffer: 8-byte FIFO buffer Receive buffer: 8-byte FIFO buffer						
Timebase timer	18-bit counter Interrupt interval:	1.024 ms, 4.096 ms,	16.384 ms, 131.072 ms (At o	oscillation of 4 MHz)			
Watchdog timer		interval: 3.58 ms, 14 MHz, minimum valu	.33 ms, 57.23 ms, 458.75 n e)	ns			
Clock timer	15-bit counter Interrupt interval:	1 s, 0.5 s, 0.25 s, 31	.25 ms (At oscillation of 32.	768 kHz)			
8/16-bit PPG timer	Number of channels: 1 (8-bit × 2 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 ms (at oscillation of 4 MHz, machine clock of 16 MHz)						
16-bit reload timer	Number of channels: 3 Event count provided Interval: 125 ns to 131 ms (at oscillation of 4 MHz, machine clock of 16 MHz)						
PWC timer	Number of channels: 1 Timer function (select the counter timer from three internal clocks.) Pulse width measuring function (select the counter timer from three internal clocks.)						

(Continued)

Part number		MB90587C/CA MB90583C/CA MB90F583C/CA MB90V580B					
Item							
40.1%	16-bit free run timer	Number of channels Overflow interrupts	s: 1				
16-bit I/O timer	Output compare (OCU)	Number of channels Pin input factor: A m	s: 2 natch signal of compa	are register			
	Input capture (ICU)	Number of channels Rewriting a register	s: 4 value upon a pin inp	ut (rising, falling, or b	ooth edges)		
DTP/exte	ernal interrupt circuit		edge, a falling edge, a rcuit or extended inte				
Delayed module	interrupt generation	An interrupt generat systems.	ion module for switch	ning tasks used in re	al time operating		
UART0,	1, 2, 3, 4	Clock synchronized transmission (62.5 Kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.					
A/D converter		Resolution: 8/10-bit changeable Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel repeatedly) Stop conversion mode (converts selected channel and stop operation repeatedly)					
D/A converter		8-bit resolution Number of channels: 2 channels Based on the R-2R system					
Low-power consumption (standby) mode		Sleep/stop/CPU intermittent operation/clock timer/hardware standby					
Process		CMOS					
Power sup	ply voltage for operation	4.5 V to 5.5 V*3					

^{*1:} Connect the oscillator to both terminals XA0 and XA1 for MB90F587C / 583C / F583C.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90583C/CA	MB90587C/CA	MB90F583C/CA	
FPT-100P-M05	0	0	0	
FTP-100P-M06	0	0	0	

○ : Available ×: Not available

Note: For more information about each package, see section "■ PACKAGE DIMENSIONS".

^{*2:} It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

^{*3:} Varies with conditions such as the operating frequency (See section "■ ELECTRICAL CHARACTERISTICS"). Assurance for the MB90V580B is given only for operation with a tool at a power supply voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

■ DIFFERENCES AMONG PRODUCTS

Memory Size


In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.


- The MB90V580B does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V580B, images from FF4000H to FFFFFFH are mapped to bank 00, and FE0000H to FF3FFFH to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90583C/583CA/587C/587CA/F583C/F583CA, images from FF4000_H to FFFFFF_H are mapped to bank 00, and FF0000_H to FF3FFF_H to bank FF only.

IEBus™ Controller

MB90587C/CA does not have an IEBus™ Controller.

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin no.		Circuit	Function			
QFP*1	LQFP*2	Pin name	type	Function		
82	80	X0	Α	Oscillator pin		
83	81	X1	Α	Oscillator pin		
52	50	HST	С	Hardware standby input pin		
77	75	RST	В	Reset input pin		
85 to 92	83 to 90	P00 to P07	D (CMOS/H)	General-purpose I/O ports. A pull-up resistor can be assigned (RD07 to RD00="1") by the pull-up resistor setting register (RDR0). [These pins are disabled with the output setting (DDR0 register: D07 to D00="1").]		
		AD00 to AD07		In external bus mode, the pins function as the lower data I/O or lower address outputs (AD00 to AD07).		
93 to 100	91 to 98	P10 to P17	D (CMOS/H)	General-purpose I/O ports. A pull-up resistor can be assigned (RD17 to RD10="1") by the pull-up resistor setting register (RDR1). [These pins are disabled with the output setting (DDR1 register: D17 to D10 ="1").]		
		AD08 to AD15		In 16-bit external bus mode, the pins function as the upper data I/O or middle address outputs (AD08 to AD15).		
1 to 8	99,100,	P20 to P27	F	General-purpose I/O ports In external bus mode, pins for which the corresponding bit in the HACR register is "1" function as the A16 to A23 pins.		
1100	1 to 6	A16 to A23	(CMOS/H)	In external bus mode, pins for which the corresponding bit in the HACR register is "1" function as the upper address output pins (A16 to A23).		
9	7	P30	F	General-purpose I/O port Functions as the ALE pin in external bus mode.		
9	,	ALE	(CMOS/H)	Functions as the address latch enable signal pin (ALE) in external bus mode.		
10	8	P31	F	General-purpose I/O port Functions as the RD pin in external bus mode.		
		RD	(CMOS/H)	Functions as the read strobe output pin (RD) in external bus mode.		
12	10	P32	F (CMOS/H)	General-purpose I/O port Functions as the WRL pin in external bus mode if the WRE bit is "1".		
		WRL	(CMOS/H)	Functions as the lower data write strobe output pin (WRL) in external bus mode.		
13	11	P33 F	General-purpose I/O port Functions as the WRH pin in 16-bit external bus mode if the WRE bit in the EPCR register is "1"			
		WRH	(CMOS/H)	Functions as the upper data write strobe output pin (WRH) in external bus mode.		

*1: FPT-100P-M06

^{*2:} FPT-100P-M05

Pin	no.	D :	Circuit	-
QFP*1	LQFP*2	Pin name type		Function
14	12	P34	F (CMOS/H)	General-purpose I/O port Functions as the HRQ pin in external bus mode if the HDE bit in the EPCR register is "1".
		HRQ		Functions as the hold request input pin (HRQ) in external bus mode.
15	13	P35	F (CMOS/H)	General-purpose <u>I/O</u> port Functions as the HAK pin in external bus mode if the HDE bit in the EPCR register is "1".
		HAK	(CIVIOS/11)	Functions as the hold acknowledge output pin (HAK) in external bus mode.
16	14	P36	F (CMOS/H)	General-purpose I/O port Functions as the RDY pin in external bus mode if the RYE bit in the EPCR register is "1".
		RDY		Functions as the external ready input pin (RDY) in external bus mode.
17	15	P37	F - (CMOS/H)	General-purpose I/O port Functions as the CLK pin in external bus mode if the CKE bit in the EPCR register is "1".
		CLK		Functions as the machine cycle clock output pin (CLK) in external bus mode.
40	40	P40	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD40 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D40="0").]
18	16	SIN0		UART0 serial data input (SIN0) pin. When UART0 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.
19	17	P41	1 E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD41 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D41="0").]
		SOT0		UART0 serial data output pin (SOT0). This pin is enabled with the UART0 serial data output enabled.
20	18	P42	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD42 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D42="0").]
		SCK0		UART0 serial clock I/O pin (SCK0). This pin is enabled with the UART0 clock output enabled.

^{*1:} FPT-100P-M06

^{*2:} FPT-100P-M05

Pin	no.	D:	Circuit	Function
QFP*1	LQFP*2	Pin name	туре	
21	19	P43	E	General-purpose I/O port. This pin serves as an open-drain output port with OD43 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D43="0").]
21	19	SIN1	(CMOS/H)	UART1 serial data input (SIN1) pin. When UART1 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.
22	20	P44	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD44 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D44="0").]
		SOT1		UART1 serial data output pin (SOT1). This pin is enabled with the UART1 serial data output enabled.
24	22	P45 SCK1	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD45 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D45="0").]
				UART1 serial clock I/O pin (SCK1). This pin is enabled with the UART1 clock output enabled.
25	23	P46	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD46 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D46="0").]
		ADTG		External trigger input pin (ADTG) for the A/D converter.
26	24	P47	E (CMOS/H)	General-purpose I/O port. This pin serves as an open-drain output port with OD47 in the open-drain control setting register (ODR4) set to "1". [The pin is disabled with the input setting (DDR4 register: D47="0").]
		P50		General-purpose I/O port.
		AN0		Analog input pin (AN0) for use during A/D converter operation.
38	36	SIN3	G (CMOS/H)	UART3 serial data input pin (SIN3). When UART3 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.
		P51		General-purpose I/O port.
39	37	AN1	G (CMOS/H)	Analog input pin (AN1) for use during A/D converter operation.
		SOT3	(CMOS/H)	UART3 serial data output pin (SOT3). This pin is enabled with the UART3 serial data output enabled.

*1: FPT-100P-M06

^{*2:} FPT-100P-M05

Pin no.		D'	0::	Function		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
		P52		General-purpose I/O port.		
40	38	AN2	G	Analog input pin (AN2) for use during A/D converter operation.		
.0		SCK3	(CMOS/H)	UART3 serial clock I/O pin (SCK3). This pin is enabled with the UART3 clock output enabled.		
41	39	P53	G	General-purpose I/O port.		
41	39	AN3	(CMOS/H)	Analog input pin (AN3) for use during A/D converter operation.		
		P54		General-purpose I/O port.		
		AN4	_	Analog input pin (AN4) for use during A/D converter operation.		
43	41	SIN4	G (CMOS/H)	UART4 serial data input pin (SIN4). When UART4 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.		
		P55		General-purpose I/O port.		
44	42	AN5	G	Analog input pin (AN5) for use during A/D converter operation.		
		SOT4	(CMOS/H)	UART4 serial data output pin (SOT4). This pin is enabled with the UART4 serial data output enabled.		
		P56		General-purpose I/O port.		
45	43	AN6	G	Analog input pin (AN6) for use during A/D converter operation.		
.0		SCK4	(CMOS/H)	UART4 serial clock output pin (SCK4). This pin is enabled with the UART4 clock output enabled.		
46	44	P57	G	General-purpose I/O port.		
40	44	AN7	(CMOS/H)	Analog input pin (AN7) for use during A/D converter operation.		
27	25	С	_	0.1 μF capacitor coupling pin for regulating the power supply.		
28	26	P71	F (CMOS/H)	General-purpose I/O port.		
29	27	P72	F (CMOS/H)	General-purpose I/O port.		
32	30	P73	H (CMOS/H)	General-purpose I/O port. This pin serves as a D/A output pin (DA00) when the DAE0 bit in the D/A control register (DACR) is "1".		
		DA00		D/A converter output 0 (DA00) pin.		
33 31		P74	H (CMOS/H)	General-purpose I/O port. This pin serves as a D/A output pin (DA01) when the DAE1 bit in the D/A control register (DACR) is "1".		
		DA01		D/A converter output 1 pin (DA01).		
47	45	P80	F	General-purpose I/O port.		
41	40	IRQ0	(CMOS/H)	Functions as external interrupt request input 0 pin (IRQ0).		

^{*1:} FPT-100P-M06

^{*2:} FPT-100P-M05

Pin	no.	p.	0: "	_ ,.		
QFP*1	LQFP*2	Pin name Circuit type		Function		
40	46	P81				
48	40	IRQ1	(CMOS/H)	Functions as external interrupt request input 1 pin (IRQ1).		
5 2	E1	P82	F	General-purpose I/O port.		
53	51	IRQ2	(CMOS/H)	Functions as external interrupt request input 2 pin (IRQ2).		
54	52	P83	F	General-purpose I/O port.		
54	52	IRQ3	(CMOS/H)	Functions as external interrupt request input 3 pin (IRQ3).		
EE	F2	P84	F	General-purpose I/O port.		
55	53	IRQ4	(CMOS/H)	Functions as external interrupt request input 4 pin (IRQ4).		
F.C.	E 4	P85	F	General-purpose I/O port.		
56	54	IRQ5	(CMOS/H)	Functions as external interrupt request input 5 pin (IRQ5).		
E7	EE	P86	F	General-purpose I/O port.		
57	55	IRQ6	(CMOS/H)	Functions as external interrupt request input 6 pin (IRQ6).		
50	F.C.	P87	F	General-purpose I/O port.		
58	56	IRQ7	(CMOS/H)	Functions as external interrupt request input 7 pin (IRQ7).		
50		P60	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD60="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D60="1").]		
59	57	SIN2		UART2 serial data input pin (SIN2). When UART2 is operating for input, this input is used as required and thus the output from any other function to the pin must be off unless used intentionally.		
60	58	P61	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD61="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D61="1").]		
		SOT2		UART2 serial data output pin (SOT2). This pin is enabled with the UART2 serial data output enabled.		
61	59	P62	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD62="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D62="1").]		
		SCK2	,	UART2 serial clock I/O pin (SCK2). This pin is enabled with the UART2 clock output enabled.		

^{*1:} FPT-100P-M06

^{*2:} FPT-100P-M05

(Continued)

Pin no.		D:	a : :	Franction		
QFP*1	LQFP*2	Pin name	Circuit type	Function		
62 60		P63	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD63="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D63="1").]		
		PPG1		The pin serves as the PPG1 output when PPGs are enabled.		
63	61	P64	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD64="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D64="1").]		
		PPG0		The pin serves as the PPG0 output when PPGs are enabled.		
64	62	P65	D (CMOS/H)	General-purpose I/O port. A pull-up resistor can be assigned (RD65="1") by the pull-up resistor setting register (RDR6). [This pin is disabled with the output setting (DDR6 register: D65="1").]		
		CKOT		This pin serves as the CKOT output during CKOT operation.		
65	63	TX*3	I	This pin serves as the IEBus™ output.		
66	64	RX*3	J (CMOS)	This pin serves as the IEBus™ input.		
		P90 to P92	F (CMOS/H)	General-purpose I/O port.		
67 to 69	65 to 67	TIN0 to TIN2		Event input pins for reload timers 0, 1, and 2. During reload timer input, these inputs are used continuously and thus the output from any other function to the pins must be avoided unless used intentionally.		
		IN0 to IN2		Trigger inputs for input capture channels 0 to 2		
		P93		General-purpose I/O port.		
70	68	ТОТ0	F (CMOS/H)	Reload timer output pin. This function is applied when the output for reload timer 0 is enabled.		
		IN3		Trigger inputs for input capture channel 3.		
		P94, P95		General-purpose I/O port.		
71, 72	69, 70	TOT1, TOT2	F (CMOS/H)	Reload timer output pins. This function is applied when the output for reload timer 1 and 2 are enabled.		
		OUT0, OUT1	(333,11)	Event output for channel 0 and 1 of the output compare		
73	71	P96	F (CMOS/H)	General-purpose I/O port.		
13	71	PWC		This pin serves as the PWC input with the PWC timer enabled.		

^{*1:} FPT-100P-M06

^{*2:} FPT-100P-M05

^{*3:} N.C. pin on the MB90587C/CA.


(Continued)


Pin	no.	Pin name	Circuit type	Function		
QFP*1	LQFP*2	riii name	Circuit type	Function		
74	72	P97	F (CMOS/H)	General-purpose I/O port.		
/4	12	POT	1 (CIVIOS/11)	This pin serves as the PWC output with the PWC timer enabled.		
75, 76	73, 74	PA0, PA1	F (CMOS/H)	General-purpose I/O port.		
78	76	PA2	F (CMOS/H)	General-purpose I/O port.		
79	77	X1A	А	Oscillation input pin. Leave the terminal open for the one clock system parts.		
80	78	X0A	А	Oscillation input pin. Pull-down the terminal externally for the one clock system parts.		
34	32	AVcc	_	A/D converter power supply pin.		
37	35	AVss	_	A/D converter power supply pin.		
35	33	AVRH	_	A/D converter external reference power supply pin.		
36	34	AVRL	_	A/D converter external reference power supply pin.		
30	28	DVRH	_	D/A converter external reference power supply pin.		
31	29	DVss	_	D/A converter power supply pin.		
49 to 51	47 to 49	MD0 to MD2	С	Input pin for specifying the operation mode. Connect these pins directly to Vcc or Vss.		
23, 84	21, 82	Vcc	_	Power supply (5 V) input pin.		
11, 42, 81	9, 40, 79	Vss	_	Power supply (0 V) input pin.		


*1: FPT-100P-M06

*2: FPT-100P-M05

■ I/O CIRCUIT TYPE







■ HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.

For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.

2. Handling unused input pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 $k\Omega$ resistance.


Unused input/output pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

3. Treatment of the TX and RX pins with the IEBus™ unused

When the IEBus is not used, connect a pull-down resistor to the TX pin and a pull-down/pull-up resistor to the RX pin.

4. Use of the external clock


When the device uses an external clock, drive only the X0 pin while leaving the X1 pin open (See the illustration below).



5. Power Supply Pins (Vcc/Vss)

In products with multiple V_{CC} or V_{SS} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.



It is recommended to provide a bypass capacitor of around 0.1 μF between V_{CC} and V_{SS} pin near the device.

6. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVss, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage of AVRH dose not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

8. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

9. Connection of Unused Pins of D/A Converter

Connect unused pin of D/A converter to DVRH = Vss, DVss = Vss.

10. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

11. Notes on Energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Use of the sub-clock

Use the one clock system parts when the sub-clock is not used. Connected the oscillator under 32 kHz to the both terminals XA0 and X1A for the two clocks system parts. Pull-down the terminal X0A and leave the terminal X0A open for the one clock system parts.

13. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during a power-on reset after the power is turned on. Pay attention to the port output timing shown as follow.



14. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers turning on the power again.

15. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.


16. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, RWi' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.


17. Precautions for Use of REALOS

Extended intelligent I/O service (EI2OS) cannot be used, when REALOS is used.

■ BLOCK DIAGRAM




■ MEMORY MAP




Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFFH looks, therefore, as if it were the image for 00400H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.

■ F²MC-16LX CPU PROGRAMMING MODEL


Dedicated registers



• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 data register	PDR5	R/W	Port 5	11111111В
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXB
07н	Port 7 data register	PDR7	R/W	Port 7	XXXX _в
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
0Ан	Port A data register	PDRA	R/W	Port A	XXX _B
0Вн to 0Fн		(Di	sabled)		1
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11н	Port 1 direction register	DDR1	R/W	Port 1	0000000В
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	0000000В
14н	Port 4 direction register	DDR4	R/W	Port 4	0000000В
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16н	Port 6 direction register	DDR6	R/W	Port 6	0000000в
17н	Port 7 direction register	DDR7	R/W	Port 7	OOOO- в
18н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19н	Port 9 direction register	DDR9	R/W	Port 9	00000000в
1Ан	Port A direction register	DDRA	R/W	Port A	O00
1Вн	Port 4 output pin register	ODR4	R/W	Port 4	00000000
1Сн	Port 5 analog input enable register	ADER	R/W	Port 4, A/D	11111111в
1Dн to 1Fн		(Di	sabled)		
20н	Serial mode register 0	SMR0	R/W		00000000в
21н	Serial control register 0	SCR0	R/W		00000100в
22н	Serial input data register 0/ serial output data register 0	SIDR0/ SODR0	R/W	UART0	XXXXXXXX
23н	Serial status register 0	SSR0	R/W		00001-00в

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value
24н	Serial mode register 1	SMR1	R/W		0000000в
25н	Serial control register 1	SCR1	R/W		00000100в
26н	Serial input data register 1/ serial output data register 1	SIDR1/ SODR1	R/W	UART1	XXXXXXXX
27н	Serial status register 1	SSR1	R/W		00001-00в
28н	Serial mode register 2	SMR2	R/W		0000000в
29н	Serial control register 2	SCR2	R/W		00000100в
2Ан	Serial input data register 2/ serial output data register 2	SIDR2/ SODR2	R/W	UART2	XXXXXXXX
2Вн	Serial status register 2	SSR2	R/W		00001-00в
2Сн	Clock division control register 0	CDCR0	R/W	Communications prescaler 0	01111в
2Dн		(Disa	abled)		
2Ен	Clock division control register 1	CDCR1	R/W	Communications prescaler 1	01111в
2Fн		(Disa	abled)		
30н	DTP/interrupt enable register	ENIR	R/W		0000000в
31н	DTP/interrupt factor register	EIRR	R/W		XXXXXXXX
32н	Request level setting register lower	ELVR	R/W	DTP/external interrupt	00000000
33н	Request level setting register upper	ELVK	K/VV		00000000
34н	Clock division control register 2	CDCR2	R/W	Communications prescaler 2	01111в
35н		(Disa	abled)		•
36н	Control status register lower	ADCS1	R/W		0000000в
37н	Control status register upper	ADCS2	R/W	A/D converter	00000000
38н	Data register lower	ADCR1	R	AVD Conventer	XXXXXXXX
39н	Data register upper	ADCR2	R or W		00001-XXB
3Ан	D/A converter data register 0	DAT0	R/W		00000000в
3Вн	D/A converter data register 1	DAT1	R/W	D/A converter	0000000В
3Сн	D/A control register 0 DACR0 R/W			Ов	
3Dн	D/A control register 1	DACR1	R/W		Ов
3Ен	Clock output enable register	Clock monitor function	ООООВ		
3Fн		(Disa	abled)		

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value		
40н	Reload register L (ch.0)	PRLL0	R/W		XXXXXXXXB		
41н	Reload register H (ch.0)	PRLH0	R/W		XXXXXXXXB		
42н	Reload register L (ch.1)	PRLL1	R/W		XXXXXXXXB		
43н	Reload register H (ch.1)	PRLH1	R/W	- 4	PG0/1 0X000XX1E 0X000001B 00000000B 0000B XXXXXXXXB XXXXXXXB 00000000B 0000B XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXX		
44н	PPG0 operating mode control register	PPGC0	R/W	8/16 bit PPG0/1	0X000XX1 _B		
45н	PPG1 operating mode control register	PPGC1	R/W		0Х000001в		
46н	PPG0 and 1 operating output control registers	PPGOE	R/W		00000000в		
47н		(Disable	ed)				
48н	Timer control status register lower	TMCSR0	R/W		00000000		
49н	Timer control status register upper	TIVICSKU	R/VV		OOOOB		
4Ан	16 bit timer register lower/ 16 bit reload register lower	TMR0/	R/W	16 bit reload timer 0	XXXXXXXX		
4Вн	16 bit timer register upper/ 16 bit reload register upper	TMRLR0	R/VV		XXXXXXXX		
4Сн	Timer control status register lower	TMCSR1	R/W		XXXXXXXB 00000000в 0000в		
4Dн	Timer control status register upper	TIVICSKI	R/VV		OOOOB		
4 Ен	16bit timer register lower/ 16 bit reload register lower	TMR1/	R/W	16 bit reload timer 1 XXX	XXXXXXXX		
4Fн	16 bit timer register upper/ 16 bit reload register upper	TMRLR1	K/VV		XXXXXXXX		
50н	Timer control status register lower	TMCSR2	R/W		0000000в		
51н	Timer control status register upper	TIVICSKZ	K/VV		OOOOB		
52н	16 bit timer register lower/ 16 bit reload register lower	TMR2/	DAM	16 bit reload timer 2	XXXXXXXX		
53н	16 bit timer register upper/ 16 bit reload register upper	TMRLR2	R/W		XXXXXXXXB		
54н	PWC control status register lower	DWCCD	R/W		00000000в		
55н	PWC control status register upper	PWCSR	or R		00000000в		
56н	PWC data buffer register lower	D/V/CD	R/W	16 bit PWC timer	XXXXXXXXB		
57н	PWC data buffer register upper	PWCR	rt/VV	i vvo uiliei	XXXXXXXXB		
58н	Divide ratio control register	DIVR	R/W		00в		
59н	(Disabled)						

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
5Ан	Compare register lower	OCCDO	D/M	Output compare	XXXXXXXX		
5Вн	Compare register upper	OCCPU	R/VV	(ch.0)	XXXXXXXXB		
5Сн	Compare register lower	OCCD1	D/M	Output compare	XXXXXXXXB		
5Dн	Compare register upper	OCCPT	R/VV	(ch.1)	XXXXXXXXB		
5Ен	Compare control status register 0	OCS0	R/W	Output compare (ch.0)	000000в		
5 Fн	Compare control status register 1	OCS1	R/W	Output compare (ch.1)	OOOOOB		
60н	Input capture register lower	IDCD0	D	Input capture	XXXXXXXXB		
61н	Input capture register upper	IPCPU	K	(ch.0)	XXXXXXXXB		
62н	Input capture register lower	IDCD4	В	Input capture	XXXXXXXXB		
63н	Input capture register upper	IFCF1	K	(ch.1)	XXXXXXXXB		
64н	Input capture register lower	IDCD2	В	Input capture	XXXXXXXXB		
65н	Input capture register upper	ame register name Read/write (ch.0) Resource name Initiation Wer OCCP0 R/W Output compare (ch.0) XX	XXXXXXXXB				
66н	Input capture register lower	IDODO	Б	Input capture	XXXXXXXX		
67н	Input capture register upper	IPCP2 IPCP3 ICS01 (Dis	K	(ch.3)	XXXXXXXX		
68н	Input capture control status register 01	ICS01	R/W		00000000в		
69н		(Disa	abled)				
6Ан	Input capture control status register 23	ICS23	R/W		00000000в		
6Вн							
6Сн	Timer data register lower	TCDTL	R/W		00000000в		
6Dн	Timer data register upper	TCDTH	R/W	Free-run timer	00000000в		
6Ен	Timer control status register	TCCS	R/W		00000000в		
6Fн	ROM mirroring function selection register	ROMM	W	ROM mirror function	1в		
70н	Local-office address setting register L	MAWL	R/W		XXXXXXXXB		
71н	Local-office address setting register H	MAWH	R/W		XXXXXXXX		
72н	Slave address setting register L	SAWL	R/W		XXXXXXXXB		
73н	Slave address setting register H	SAWH	R/W				
74н	Message length bit setting register	DEWR	R/W		00000000в		
75н	Broadcast control bit setting register	DCWR	R/W		00000000в		

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value	
76н	Command register L	CMRL	R/W		11000000в	
77н	Command register H	CMRH	R/W		000000XB	
78н	Status register L	STRL	R		0011XXXXB	
79н	Status register H	STRH	R/W or R		00XX0000 _B	
7Ан	Lock read register L	LRRL	R		XXXXXXXX	
7Вн	Lock read register H	LRRH	R/W or R	2	1110XXXXB	
7Сн	Master address read register L	MARL	R		XXXXXXXX	
7Dн	Master address read register H	MARH	R		1111XXXXB	
7Е н	Message length bit read register	DERR	R		XXXXXXXX	
7 Fн	Broadcast control bit read register	DCRR	R		000XXXXXB	
80н	Write data buffer	WDB	W		XXXXXXXX	
81н	Read data buffer	RDB	R		XXXXXXXX	
82н	Serial mode register 3	SMR3	R/W		00000000в	
83н	Serial control register 3	SCR3	R/W	or R IEBus™ controller R IEB	00000100в	
84н	Serial input register 3/ serial output register 3	SIDR3/ SODR3	R/W	UART3	XXXXXXXXB	
85н	Serial status register 3	SSR3	R/W		00001-00в	
86н	PWC noise filter register	RNCR	R/W	PWC noisefilter	000в	
87н	Clock division control register 3	CDCR3	R/W		01111в	
88н	Serial mode register 4	SMR4	R/W		0000000в	
89н	Serial control register 4	SCR4	R/W		00000100в	
8Ан	Serial input register 4/ serial output register 4	SIDR4/ SODR4	R/W	UART4	XXXXXXXXB	
8Вн	Serial status register 4	SSR4	R/W		00001-00 _B	
8Сн	Port 0 input pull-up resistor setup register	RDR0	R/W	Port 0	0000000	
8Dн	Port 1 input pull-up resistor setup register	RDR1	R/W	Port 1	0000000	
8Ен	Port 6 input pull-up resistor setup register	RDR6	R/W	Port 6	000000в	
8Fн	Clock division control register 4	CDCR4	R/W		01111в	
90н to 9Dн		(Disa	abled)			

Address	Register name	Abbreviated register name	Read/ write	Resource name	Initial value		
9Ен	Program address detection control/ status register	PACSR	R/W	Address match detection function	00000000в		
9Fн	Delayed interrupt generation/release register	DIRR	R/W	Delayed interrupt generation module	Ов		
А0н	Low-power consumption mode control register	LPMCR	R/W or W	Low-power consumption mode	0001100-в		
А1н	Clock selection register	CKSCR	R/W or R	consumption mode	11111100в		
A2н to A4н		(Disable	ed)				
А5н	Auto-ready function selection register	ARSR	W		001100в		
А6н	External address output control register	HACR	W	External bus pin control circuit	00000000в		
А7н	Bus control signal selection register	ECSR	W		0000000-в		
А8н	Watch dog timer control register	WDTC	R or W	Watch dog timer	XXXXX 1 1 1 _B		
А9н	Time-base timer control register	TBTC	R/W, W	Timebase timer	1 — — 0 0 1 0 Ов		
ААн	Clock timer control register	WTC	R/W or R	Clock timer	1Х000000в		
ABн to ADн	(Disabled)						
АЕн	Flash memory control status register	FMCS	R/W or R or W	Flash interface	interface 000X0000 _B		
АҒн		(Disabled) ICR00 R/W 00000111 _B					
В0н	Interrupt control register 00	ICR00	R/W		00000111в		
В1н	Interrupt control register 01	ICR01	R/W		00000111в		
В2н	Interrupt control register 02	ICR02	R/W		00000111в		
ВЗн	Interrupt control register 03	ICR03	R/W		00000111в		
В4н	Interrupt control register 04	ICR04	R/W		00000111в		
В5н	Interrupt control register 05	ICR05	R/W		00000111в		
В6н	Interrupt control register 06	ICR06	R/W		00000111в		
В7н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в		
В8н	Interrupt control register 08	ICR08	R/W	Interrupt controller	00000111в		
В9н	Interrupt control register 09	ICR09	R/W		00000111в		
ВАн	Interrupt control register 10	ICR10	R/W		00000111в		
ВВн	Interrupt control register 11	ICR11	R/W		00000111в		
ВСн	Interrupt control register 12	ICR12	R/W		00000111в		
ВОн	Interrupt control register 13	ICR13	R/W		00000111в		
ВЕн	Interrupt control register 14	ICR14	R/W		00000111в		
ВГн	Interrupt control register 15	ICR15	R/W		00000111в		

(Continued)

(Continued)

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
C0н to FFн	(External area)						
100н to #н	(RAM area)						
#н to 1FEFн		(Reserved	l area)				
1FF0⊦	Program address detection register 0 (lower)	(External area) (RAM area) (Reserved area) (R/V) (R/V)	R/W		XXXXXXXX		
1FF1⊦	Program address detection register 0 (middle)		R/W		XXXXXXXX		
1FF2н	Program address detection register 0 (upper)		R/W	Address match detection function	XXXXXXXX		
1FF3н	Program address detection register 1 (lower)		R/W		XXXXXXXX		
1FF4⊦	Program address detection register 1 (middle)	PADR1	R/W		XXXXXXXX		
1FF5н	Program address detection register 1 (upper)		R/W		XXXXXXXX		
1FF6н to 1FFFн		(Reserved	l area)				

- Explanation of initial values→"0": initial value"0"/"1": initial value"1"/"X": undefined / "-": undefined (not used)
- The addresses following 00FFH are reserved. No external bus access signal is generated.
- Boundary #H between the RAM area and the reserved area varies with the product model.

Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results. For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt source	El ² OS	Interr	upt vector	Interrupt control register		Priorit
·	support	No.	Address	ICR	Address	
Reset	×	#08	FFFFDC _H	_	_	Hig
INT9 instruction	×	#09	FFFFD8 _H	_	_	4
Exception	×	#10	FFFFD4 _H	_	_	
A/D converter	0	#11	FFFFD0 _H	IODOO	000000	
Timebase timer	×	#12	FFFFCCH	ICR00	0000В0н	
DTP0 (external interrupt #0) /UART3 reception complete	0	#13	FFFC8 _H	ICR01	0000В1н	
DTP1 (external interrupt #1) /UART4 reception complete	0	#14	FFFFC4 _H	ICKUI		
DTP2 (external interrupt #2) /UART3 transmission complete	0	#15	FFFFC0 _H	ICR02	0000В2н	
DTP3 (external interrupt #3) /UART4 transmission complete	0	#16	FFFFBCH	101102		
DTP4 to 7 (external interrupt #4 to #7)	0	#17	FFFFB8 _H	ICR03	0000ВЗн	
Output compare (ch.1) match (I/O timer)	0	#18	FFFFB4 _H	10100		
UART2 reception complete	0	#19	FFFFB0 _H	ICR04	0000В4н	
UART1 reception complete	0	#20	FFFFACH	101704		
Input capture (ch.3) include (I/O timer)	0	#21	FFFFA8 _H	ICR05	0000В5н	
Input capture (ch.2) include (I/O timer)	0	#22	FFFFA4 _H	10100		
Input capture (ch.1) include (I/O timer)	0	#23	FFFFA0 _H	ICR06	0000В6н	
Input capture (ch.0) include (I/O timer)	0	#24	FFFF9C _H	10100		
8/16 bit PPG0 counter borrow	×	#25	FFFF98 _H	ICR07	0000В7н	
16 bit reload timer 2 to 0	0	#26	FFFF94 _H	ICIXO		
Clock prescaler	×	#27	FFFF90 _H	ICR08	0000В8н	
Output compare (ch.0) match (I/O timer)	0	#28	FFFF8C _H	ICIXOO	ООООБОН	
UART2 transmission complete	0	#29	FFFF88 _H	ICR09	0000В9н	<u> </u>
PWC timer measurement complete / over flow	0	#30	FFFF84 _H	101103	ООООБЭН	
UART1 transmission complete	0	#31	FFFF80 _H	ICR10	0000ВАн	
16-bit free run timer (I/O timer) over flow	0	#32	FFFF7C _H	IONTO	UUUUDAH	
UART0 transmission complete	0	#33	FFFF78 _H	ICR11	0000ВВн	
8/16 bit PPG1 counter borrow	×	#34	FFFF74 _H	ICKII	UUUUDDH	
IEBus reception complete	©	#35	FFFF70 _H	ICR12	0000ВСн	
IEBus transmission start	©	#37	FFFF68 _H	ICR13	0000ВDн	
UART0 reception complete	0	#39	FFFF60 _H	ICR14	0000ВЕн	
Flash memory status	×	#41	FFFF58 _H	ICR15	0000ВFн	♦
Delayed interrupt	×	#42	FFFF54 _H	101(13	UUUUBFH	Lov

^{⊚:} Indicates that the interrupt request flag is cleared by the El²OS interrupt clear signal (stop request present).

^{○ :} Indicates that the interrupt request flag is cleared by the El²OS interrupt clear signal.

^{×:} Indicates that the interrupt request flag is not cleared by the El²OS interrupt clear signal.

■ PERIPHERAL RESOURCES

1. I/O Ports

(1) Outline of I/O ports


When a data register serving for control output is read, the data output from it as a control output is read regardless of the value in the direction register. Note that, if a read modify write instruction (such as a bit set instruction) is used to preset output data in the data register when changing its setting from input to output, the data read is not the data register latched value but the input data from the pin.

Ports 0 to 4 and 6 to A are input/output ports which serve as inputs when the direction register value is "0" or as outputs when the value is "1".


On the MB90580C series, ports 0 to 3 also serve as external bus pins. When the device is used in external bus mode, therefore, these ports are restricted on use.

Ports 2 and 3 can be used as ports even in external bus mode depending on the setting of the corresponding function select bit.


(2) Register configuration





(Continued)




(Continued)










2. Timebase Timer

The time-base timer consists of a 18-bit timer and an interval interrupt control circuit. Note that the time-base timer uses the oscillation clock regardless of the setting of the MCS bit in the CKSCR.

(1) Register configuration

• Timebase timer control register 12 bit 15 13 11 10 9 8 TBIE **TBOF TBR** TBC1 TBC0 **TBTC** Address : 0000A9H Reserved (R/W) (R/W) (R/W) (R/W) (W) (R/W) Access Initial value (1) (0)(0)(1) (0)(0)





3. Watchdog Timer

The watchdog timer consists of a 2-bit watchdog counter using carry signals from the 18-bit time-base timer as the clock source, a control register, and a watchdog reset control section.

(1) Register configuration

Watchdog timer control register







4. Clock timer

The clock timer has the functions of a watchdog timer clock source, a subclock oscillation settling time wait timer, and of a periodically interrupt generating interval timer.

(1) Register configuration

• Clock timer control register






5. External Memory Access (External Bus Pin Control Circuit)


The external bus pin control circuit controls external bus pins used to expand the address/data buses of the CPU outside.

(1) Register configuration


• Automatic ready function selection register




• External address output control register



• Bus control signal selection register





6. PWC Timer

The PWC (pulse width count) timer is a 16-bit multifunction up-counter with reload timer functions and input-signal pulse-width count functions as well.

The PWC timer consists of a 16-bit counter, a input pulse divider, a divide ratio control register, a count input pin, a pulse output pin, and a 16-bit control register.

(1) Features of the PWC timer

The PWC timer has the following features:

• Timer functions

Generates an interrupt request at set time intervals.

Outputs pulse signals synchronized with the timer cycle.

Selects the counter clock from among three internal clocks.

· Pulse-width count functions

Counts the time between external pulse input events.

Selects the counter clock from among three internal clocks.

Count mode


- •H pulse width (rising edge to falling edge)/L pulse width (falling edge to rising edge)
- •Rising-edge cycle (rising edge to falling edge)/Falling-edge cycle (falling edge to rising edge)
- •Count between edges (rising or falling edge to falling or rising edge)


Capable of counting cycles by dividing input pulses by 22, 24, 26, 28 using an 8-bit input divider.

Generates an interrupt request upon the completion of count operation.


Selects single or consecutive count operation.

(2) Register configuration







• PWC control status register Lower




• PWC data buffer register Upper




• PWC data buffer register Lower




· Divide ratio control register



• PWC noise filter register





7. 16-bit I/O timer

The 16-bit I/O timer module consists of one 16-bit free run timer, four input capture circuits, and two output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free run timer. Input pulse width and external clock periods can, therefore, be measured.

(1) 16-bit free-run timer (1 channel)

The 16-bit free run timer consists of a 16-bit up-counter, a control register, and a prescaler. The value output from this timer/counter is used as the base time for the input capture and output compare modules.

Counter operation clock (Selectable from among the following four)

Four internal clock cycles: $\phi/4$, $\phi/16$, $\phi/64$, $\phi/256$

- Interrupts

An interrupt can be generated when the 16-bit free-run timer causes a counter overflow or by compare/match operation with compare register 0. (The compare/match operation requires the mode setting).

· Counter value

An interrupt can be generated when the 16-bit free-run timer causes a counter overflow or when a match with compare register 0 occurs (The compare/match function can be used by the appropriate mode setting).

Initialization

The counter value can be initialized to "0000H" at a reset, soft clear operation, or a match with compare register 0.

(2) Output compare module (2 channels)

The output compare module consists of two 16-bit compare registers, compare output latches, and control registers. When the 16-bit free-run timer value matches the compare register value, this module generates an interrupt while inverting the output level.

- Two compare registers can operate independently.
 - Output pin and interrupt flag for each compare register
- A pair of compare registers can be used to control the output pin.
 - Two compare registers can be used to invert the output pin polarity.
- The initial value for each output pin can be set.
- An interrupt can be generated by compare/match operation.


(3) Input capture module (4 channels)

The input capture module consists of capture registers and control registers respectively associated with four independent external input pins. This module can hold the 16-bit free run timer value in the capture register. In addition, it can detect an arbitrary edge of the signal input from each external input pin to generate an interrupt.


- The external input signal edge to be detected can be selected.
 - One or both of the rising and falling edges can be selected.
- Four input capture channels can operate independently.
- An interrupt can be generated at a valid edge of the external input signal.


The extended intelligent I/O service can be activated by the interrupt by the input capture module.

(4) Register configuration



(Continued)







8. 16-bit Reload Timer

The 16-bit reload timer has three channels, each of which consists of a 16-bit down counter, a 16-bit reload register, an input pin (TIN), an output pin (TOT), and a control register. The input clock can be selected from among three internal clocks and one external clock.

(1) Register configuration





9. 8/16-bit PPG

8/16-bit PPG is an 8/16-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer.

The hardware consists of two 8-bit down-counters, four 8-bit reload registers, one 16-bit control register, two external pulse output pins, and two interrupt outputs. The PPG has the following functions.

- 8-bit PPG output in two channels independent operation mode:
 - Two independent PPG output channels are available.
- 16-bit PPG output operation mode :
 - One 16-bit PPG output channel is available.
- 8 + 8-bit PPG output operation mode :


Variable-period 8-bit PPG output operation is available by using the output of channel 0 as the clock input to channel 1.

• PPG output operation :


Outputs pulse waveforms with variable period and duty ratio. Can be used as a D/A converter in conjunction with an external circuit.

(1) Register configuration


• PPG0 operating mode control register




• PPG1 operating mode control register




• PPG0 and 1 output control registers



Reload register H




• Reload register L




(2) Block Diagram

• Block diagram (8 bit PPG (ch.0))




• Block Diagram (8/16 bit PPG (ch.1))




10. DTP/External Interrupts

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F²MC-16LX CPU to activate the intelligent I/O service or interrupt processing. Two request levels ("H" and "L") are provided for the intelligent I/O service. For external interrupt requests, generation of interrupts on a rising or falling edge as well as on "H" and "L" levels can be selected, giving a total of four types.

(1) Register configuration






11. Delayed Interrupt Generation Module


The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F²MC-16LX CPU can be generated and cleared by software using this module.

(1) Register configuration

The DIRR register controls generation and clearing of delayed interrupt requests. Writing "1" to the register generates a delayed interrupt request. Writing "0" to the register clears the delayed interrupt request. The register is set to the interrupt cleared state by a reset. Either "0" or "1" can be written to the reserved bits. However, considering possible future extensions, it is recommended that the set bit and clear bit instructions are used for register access.

• Delayed interrupt generation/release register





12. A/D Converter

The A/D converter converts analog input voltages to digital values. The A/D converter has the following features.

- Conversion time: Minimum of 34.7 μs per channel (for a 12 MHz machine clock)
- Uses RC-type successive approximation conversion with a sample and hold circuit.
- 8/10-bit resolution
- Eight program-selectable analog input channels

Single conversion mode: Selectively convert one channel.

Scan conversion mode: Continuously convert multiple channels. Maximum of 8 program selectable channels. Continuous conversion mode: Repeatedly convert specified channels.


Stop conversion mode: Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)


• An A/D conversion completion interrupt request.

An A/D conversion completion interrupt request to the CPU can be generated on the completion of A/D conversion. This interrupt can activate EI²OS to transfer the result of A/D conversion to memory and is suitable for continuous operation.

· Activation by software, external trigger (falling edge), or timer (rising edge) can be selected.

(1) Register configuration








13. D/A Converter


D/A converter is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently.


(1) Register configuration











14. Communication Prescaler

The register (clock division control register) of the communication prescaler controls division of the machine clock frequency. It is designed to provide a fixed baud rate for a variety of machine clock frequencies depending on the user setting.

The output from the communication prescaler is used by the UARTs.

(1) Register configuration

• Clock division control registers 0 to 4 15 14 13 12 11 10 9 8 Address: 00002CH MD DIV3 DIV2 DIV1 DIV0 CDCR0 00002Ен CDCR1 (R/W) (R/W) (R/W) (R/W) (R/W) Access 000034н Initial value CDCR2 (0)(1) (1)(1) (1) 000087 HCDCR3 00008Fн CDCR4

15. UART

The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.


The UART has the following features:


- Full-duplex double buffering
- Capable of asynchronous (start-stop) and CLK-synchronous communications
- Support for the multiprocessor mode
- Dedicated baud rate generator integratedBaud rate

Operation	Baud rate
Asynchronous	31250/9615/4808/2404/1202 bps
CLK synchronous	2 M/1 M/500 K/250 K/125 K/62.5 Kbps

- *: Assuming internal machine clock frequencies of 6, 8, 10, 12, and 16 MHz
- · Capable of setting an arbitrary baud rate using an external clock
- Error detection functions (parity, framing, overrun)
- · HRz sign transfer signal

(1) Register configuration





16. IEBus™ Controller

The IEBus™ (Inter-Equipment Bus) is a small-scale, two-wire serial bus interface designed for data transfer between pieces of equipment.

This interface is applicable, for example, as a bus interface for controlling vehicle-mounted devices.

IEBus[™] has the following features:

Multitasking

Any of the units connected to the IEBus™ can transmit data to another one.

• Broadcast function (Communication from one unit to multiple units)

Group broadcast: Broadcast to a group of units
All-unit broadcast: Broadcast to all units

• Three modes can be selected for different transmission speeds.

	IEBus™inter	nal frequency
	6 MHz	6.29 MHz
Mode 0	About 3.9 Kbps	About 4.1 Kbps
Mode 1	About 17 Kbps	About 18 Kbps
Mode 2	About 26 Kbps	About 27 Kbps

• Data buffer for transmission

8-byte FIFO buffer

Data buffer for reception

8-byte FIFO buffer


• CPU internal operating frequency (12 MHz, 12.58 MHz)

• Frequency tolerance In mode 0 or 1 : $\pm 1.5\%$


In mode 2: ±0.5%

(1) Register configuration


• Local-office address setting register H




• Local-office address setting register L



• Slave address setting register H



(Continued)



(Continued)

(Continued)

 Status register L

	bit	7	6	5	4	3	2	1	0	
Address	: 000078н	WDBF	RDBF	WDBE	RDBE	ST3	ST2	ST1	ST0	STRL
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	ı
	Initial value	(0)	(0)	(1)	(1)	(X)	(X)	(X)	(X)	

• Lock read register H

	bit	15	14	13	12	11	10	9	8	
Address	: 00007Вн	Reserved	Reserved	Reserved	LOC	LD11	LD10	LD09	LD08	LRRH
	Access	(R)	(R)	(R)	(R/W)	(R)	(R)	(R)	(R)	
	Initial value	(1)	(1)	(1)	(0)	(X)	(X)	(X)	(X)	

• Lock read register L

	bit	7	6	5	4	3	2	1	0	
Address	: 00007Ан	LD07	LD06	LD05	LD04	LD03	LD02	LD01	LD00	LRRL
	Access	(R)								
	Initial value	(X)								

• Master address read register H

	bit	15	14	13	12	11	10	9	8	
Address	: 00007Dн	Reserved	Reserved	Reserved	Reserved	MA11	MA10	MA09	MA08	MARH
	Access	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	Initial value	(1)	(1)	(1)	(1)	(X)	(X)	(X)	(X)	

• Master address read register L

	bit	7	6	5	4	3	2	1	0	
Address	: 00007Сн	MA07	MA06	MA05	MA04	MA03	MA02	MA01	MA00	MARL
	Access	(R)								
	Initial value	(X)								


• Read data buffer

	bit	15	14	13	12	11	10	9	8	
Address	: 000081н	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	RDB
	Access	(R)								
	Initial value	(X)								

• Write data buffer

	bit	7	6	5	4	3	2	1	0	
Address	: 000080н	WD7	WD6	WD5	WD4	WD3	WD2	WD1	WD0	WDB
	Access	(W)								
	Initial value	(X)								

(2) Block Diagram



The control circuit in the IEBus™ controller executes the following control functions:


- Controls the number of bytes in data to be transmitted and received.
- Controls the maximum number of bytes transmitted.
- · Detects the results of arbitration.
- Evaluates the return of acknowledgment of each field.
- · Generates interrupt signals.


17. Clock Monitor Function

The clock monitor function outputs the frequency-divided machine clock signal (for monitoring purposes) from the CKOT pin.

(1) Register configuration

• Clock output enable register







18. Address Match Detection Function

When an address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01H). When executing a set instruction, the CPU executes the INT9 instruction. The address match detection function is implemented by processing using the INT9 interrupt routine.

The device contains two address detection registers, each provided with a compare enable bit. When the value set in the address detection register matches an address and the interrupt enable bit is "1", the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code.

(1) Register configuration







19. ROM Mirroring Function Selection Module

The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register configuration

• ROM mirroring function selection register





20. One-Megabit Flash Memory

The 1Mbit flash memory is allocated in the FE_H to FF_H banks on the CPU memory map. Like masked ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently.

Note that sector operations such as "enable sector protect" cannot be used.

Features of 1Mbit flash memory

- 128K words x 8 bits or 64K words x 16 bits (16K + 512 x 2 + 7K + 8K + 32K + 64K) sector configuration
- Automatic program algorithm (Embedded Algorithm*: Same as the MBM29F400TA)
- Erasure suspend/resume function integrated
- Detection of programming/erasure completion using the data polling or toggle bit
- Detection of programming/erasure completion using CPU interrupts
- Compatible with JEDEC standard commands
- Capable of erasing data sector by sector (arbitrary combination of sectors)
- Minimum number of times of programming/erasure: 100,000
- *: Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

(1) Register configuration

• Flash memory control status register

	bit	7	6	5	4	3	2	1	0	
Address	: 0000АЕн	INTE	RDY- INT	WE	RDY	Reserved	LPM1	Reserved	LPM0	FMCS
	Access	(R/W)	(R/W)	(R/W)	(R)	(W)	(R/W)	(W)	(R/W)	•
	Initial value	(0)	(0)	(0)	(X)	(0)	(0)	(0)	(0)	

(2) Sector configuration of 1Mbit flash memory

The 1Mbit flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When accessed from the CPU, SA0 and SA1 to SA4 are allocated in the FE and FF bank registers, respectively.

Flash memory	CPU address	Programmer address *
	TFFFFFF	7FFFF _H
SA4 (16 Kbytes)		
	FFC000H	7С000н
	FFBFFFH	7BFFF _H
SA3 (8 Kbytes)		
	FFA000⊦	7А000н
	FF9FFF _H	79FFFн
SA2 (8 Kbytes)		
	FF8000 _H	78000н
	FF7FFF	77FFF _H
SA1 (32 Kbytes)		
	FF0000H	70000н
	FEFFFF	6FFFFн
SA0 (64 Kbytes)		
	FE0000н	60000н

^{*:} Programmer addresses correspond to CPU addresses when data is programmed in flash memory by a parallel programmer. Programmer addresses are used to program/erase data using a general-purpose programmer.

21. Low-Power Consumption Control Circuit

The operation modes of the MB90580C series are the PLL clock, PLL sleep, watch, main clock, main sleep, stop, and hardware standby modes. The operation modes excluding the PLL clock mode are classified as low-power consumption modes.

The low power consumption circuit has the following functions.

- Main clock mode/Main sleep mode
 In either mode, the microcontroller operates only with the main clock (OSC oscillation clock), using the main clock as the operating clock while suspending the PLL clock (VCO oscillation clock).
- PLL sleep mode/Main sleep mode
 These modes stop only the operation clock of the CPU, leaving the other clocks active.
- · Watch mode

The watch mode allows only the time-base timer to operate.


Stop mode/Hardware standby mode
 These modes stop oscillation while retaining data at the lowest power consumption. The CPU intermittent operation function causes the clock supplied to the CPU to operate intermittently when the CPU accesses a register, internal memory, internal resource, or external bus. This function saves power consumption by

decreasing the execution speed of the CPU while providing high-speed clock signals to the internal resources. The PLL clock multiplication factor can be selected from among 1, 2, 3, and 4 using the CS1 and CS0 bits in the clock selection register.


The WS1 and WS0 bits can be used to set the oscillation settling time for the main clock, which is taken to wake up from the stop or hardware standby mode.

(1) Register configuration


• Low-power consumption mode control register



Clock selection register



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Danamatan	Cumbal	Rat	ing	114:4	Domosko
Parameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Dower oupply voltege	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc *1
Power supply voltage	AVRH, AVRL	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH/L, AVRH ≥ AVRL
	DVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ DVcc
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
"L" level maximum output current	loL		15	mA	*3
"L" level average output current	lolav	_	4	mA	Average output current = operating current × operating efficiency
"L" level total maximum output current	ΣΙοι	—	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Average output current = operating current × operating efficiency
"H" level maximum output current	Іон	_	-15	mA	*3
"H" level average output current	Іонач	_	-4	mA	Average output current = operating current × operating efficiency
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current	ΣΙομαν	_	-50	mA	Average output current = operating current × operating efficiency
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	–55	+150	°C	

^{*1 :} AVcc shall never exceed Vcc when power on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


^{*2 :} V₁ and V₀ shall never exceed V_{CC} + 0.3 V.

^{*3:} The maximum output current is a peak value for a corresponding pin.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Doromotor	Symbol	Va	lue	Unit	Remarks
Parameter	Syllibol	Min.	Max.	Ullit	Remarks
Power supply	Vcc	3.0	5.5	V	Normal operation (MB90583C/CA, MB90587C/CA, MB90V580B)
voltage		4.5	5.5	V	Normal operation (MB90F583C/CA)
	Vcc	3.0	5.5	V	Retains status at the time of operation stop
<i>"</i>	ViH	0.7 Vcc	Vcc+0.3	V	CMOS input pin
"H" level input voltage	Vihs	0.8 Vcc	Vcc+0.3	V	CMOS hysteresis input pin
Vollago	Vінм	Vcc - 0.3	Vcc+0.3	V	MD pin input
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
l	VILM	Vss - 0.3	Vss+0.3	V	MD pin input
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.
Operating temperature	TA	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Doromotor	Cumbal	Pin	Condition		Value		11:4:4	Remarks	
Parameter	Symbol	name	Condition	Min.	Тур.	Max.	Unit	Remarks	
"H" level output voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -2.0 \text{ mA}$	Vcc - 0.5		_	V		
"L" level output voltage	Vol	All output pins	Vcc = 4.5 V, $IoL = 2.0 mA$			0.4	V		
Input leakage current	Iı∟	All input pins	Vcc = 5.5 V, Vss < V < Vcc	- 5		5	μΑ		
			Vcc = 5.0 V, Internal operation		27	33	mA	MB90583C/CA, MB90587C/CA	
			at 16 MHz, Normal operation		40	50	mA	MB90F583C/CA	
			Vcc = 5.0 V,	_	22	26	mA	MB90583C/CA	
			Internal operation at 12.58 MHz, Normal operation	_	35	45	mA	MB90F583C/CA	
	Icc	Vcc	Vcc = 5.0 V, Internal operation at 16 MHz, When data written in flash mode pro- gramming of erasing		45	60	mA	MP00F593C/CA	
Power supply current*			Vcc = 5.0 V, Internal operation at 12.58 MHz, When data written in flash mode pro- gramming of erasing	_	40	50	mA	MB90F583C/CA	
			Vcc = 5.0 V,	_	7	12	mA	MB90587C/CA	
	Iccs		Internal operation at 16 MHz, In sleep mode		15	20	mA	MB90583C/CA, MB90F583C /CA	
	1000		Vcc = 5.0 V	_	6	10	mA	MB90587C/CA	
			Internal operation at 12.58 MHz, In sleep mode		12	18	mA	MB90583C/CA, MB90F583C/CA	
	los		Vcc = 5.0 V, Internal operation at 8 kHz,	_	0.1	1.0	mA	MB90583C, MB90587C	
	Iccl		Subsystem operatin, T _A = 25 °C	_	4	7	mA	MB90F583C	

(Continued)

(Continued)

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
raiailletei	Syllibol	Fili liailie	Condition	Min.	Тур.	Max.	Offic	Kemarks
Power supply current*	IccLs		Vcc = 5.0 V, Internal operation at 8 kHz, In subsleep mode, T _A = 25 °C	1	30	50	μΑ	MB90583C, MB90587C, MB90F583C
	Ісст	Vcc	Vcc = 5.0 V, Internal operation at 8 kHz, In clock mode, TA = 25 °C		15	30	μА	MB90583C, MB90587C, MB90F583C
	Іссн		In stop mode, T _A = 25 °C		5	20	μА	MB90583C/CA MB90587C/CA, MB90F583C/CA
Input capacitance	Cin	Except AVcc, AVss, C, Vcc and Vss			10	80	pF	
Open-drain output leakage current	l leak	P40 to P47			0.1	5	μА	Open-drain output setting
Pull-up resistance	Rup	P00 to P07 P10 to P17 P60 to P65 RST	_	25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	_	25	50	100	kΩ	

^{*:} The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


4. AC Characteristics


(1) Clock Timings


$$(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$$


Parameter	Symbol	Pin name	Con-		Value		Unit	Remarks
raiailletei	Symbol	riii iiaiiie	dition	Min.	Тур.	Max.	Oilit	Remarks
Clock frequency	fc	X0, X1		3		16	MHz	
Clock frequency	fcL	X0A, X1A			32.768		kHz	
Clock cycle time	t HCYL	X0, X1		62.5		333	ns	
Clock cycle time	t LCYL	X0A, X1A			30.5		μs	
Frequency fluctuation rate locked*	Δf	_		_	_	5	%	
Input clock pulse width	Pwh Pwl	X0		10	_	_	ns	Recommened duty
Imput clock pulse width	Pwlh Pwll	X0A			15.2	_	μs	ratio of 30% to 70%
Input clock rise/fall time	tcr tcr	X0			_	5	ns	External clock operation
Internal operating clock	fср	_		1.5	_	16	MHz	Main clock operation
frequency	fLCP	_			8.192		kHz	Subclock operation
Internal operating clock	t cp	_		62.5		666	ns	Main clock operation
cycle time	t LCP	_			122.1		μs	Subclock operation

^{*:} The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.











The AC ratings are measured for the following measurement reference voltages



(2) Clock Output Timings

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Finitianie	Condition	Min.	Max.		Nemarks
Clock cycle time	tcyc	CLK	Vcc = 5 V ± 10%	62.5	_	ns	
$CLK\!\!\uparrow \to CLK\!\!\downarrow$	t chcl	CLR	VCC = 3 V ± 10 /6	20	_	ns	



(3) Reset, Hardware Standby Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condition	Va	Value		Remarks
Farameter	Syllibol	Fili lialile	Condition	Min.	Max.	Unit	Nemarks
Reset input time	t rstl	RST		4 tcp	_	ns	
Hardware standby input time	t HSTL	HST		4 tcp	_	ns	



(4) Power-on Reset

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Din namo	Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	r III IIaiiie	Condition	Min.	Max.	Oilit	Kemarks
Power supply rising time	t R	Vcc		0.05	30	ms	
Power supply cut-off time	toff	Vcc		4		ms	Due to repeated operations

^{*:} VCC must be kept lower than 0.2 V before power-on.

Note The above values are used for causing a power-on reset.

If $\overline{\mathsf{HST}}$ = "L", be sure to turn the power supply on using the above values to cause a power-on reset whether or not the power-on reset is required.


Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn the power supply using the above values.



(5) Bus Timing (Read)

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)


Donomoton	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	Onit	Remarks
ALE pulse width	t LHLL	ALE		tcp/2 - 20	_	ns	
Effective address \rightarrow ALE \downarrow time	tavll	ALE, A23 to A16, AD15 to AD00		tcp/2 - 20	_	ns	
ALE $\downarrow \rightarrow$ address effective time	t llax	ALE, AD15 to AD00		tcp/2 - 15	_	ns	
$\frac{\text{Effective address} \rightarrow}{\text{RD}} \downarrow \text{time}$	t avrl	A23 to A16, AD15 to AD00, RD		tcp - 15	_	ns	
Effective address → valid data input	t avdv	A23 to A16, AD15 to AD00			5 tcp/2 - 60	ns	
RD pulse width	t rlrh	RD		3 tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to valid \; data \; input$	trldv	RD, AD15 to AD00	_	_	3 tcp/2 - 60	ns	
$\overline{\text{RD}} \uparrow \rightarrow \text{data hold}$ time	t RHDX	RD, AD15 to AD00		0	_	ns	
$\overline{RD} \uparrow \to ALE \uparrow time$	t RHLH	RD, ALE		tcp/2 - 15	_	ns	
RD ↑ → address effective time	t rhax	ALE, A23 to A16		tcp/2 - 10	_	ns	
Effective address \rightarrow CLK \uparrow time	t avch	A23 to A16, AD15 to AD00, CLK		tcp/2 - 20	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	t RLCH	RD, CLK		tcp/2 - 20	_	ns	
$ALE \downarrow \to \overline{RD} \ \downarrow time$	t llrl	ALE, RD		tcp/2 - 15	_	ns	



(6) Bus Timing (Write)

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Deremeter	Symbol	Pin name	Condition	Va	lue	Hnit	Remarks
Parameter	Symbol	Pili liaille	Condition	Min.	Max.	Ullit	Remarks
Effective address → WRH, WRL↓ time	t avwl	A23 to A16, AD15 to AD00, WRH, WRL		tcp - 15		ns	
WRH, WRL pulse width	twlwh	WRH, WRL		3 tcp/2 - 20	_	ns	
Effective data output → WRH, WRL ↑ time	tоvwн	AD15 to AD00, WRH, WRL		3 tcp/2 - 20	_	ns	
WRH, WRL ↑ → data hold time	t whdx	WRH, WRL, AD15 to AD00	_	20	_	ns	
$\overline{\text{WRH}}, \overline{\text{WRL}} \uparrow \rightarrow \text{address}$ effective time	twhax	WRH, WRL, A23 to A16		tcp/2 - 10	_	ns	
$\overline{\text{WRH}}, \overline{\text{WRL}} \uparrow \rightarrow$ $ALE \uparrow time$	t whLh	WRH, WRL, ALE		tcp/2 - 15	_	ns	
$\overline{\text{WRH}}, \overline{\text{WRL}} \downarrow \rightarrow$ CLK \uparrow time	t wlch	WRH, WRL, CLK		tcp/2 - 20	_	ns	




(7) Ready Input Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Faranielei	Syllibol	riii iiaiii c	Condition	Min.	Max.	Oilit	iveillai ka
RDY setup time	t RYHS	RDY	_	45		ns	
RDY hold time	t RYHH	וטו	_	0		ns	

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(8) Hold Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Parameter	Syllibol	Fili lialile	Condition	Min.	Max.	Oilit	Itellialks
Pins in floating status \rightarrow $\overline{\text{HAK}}$ \downarrow time	t xhal	HAK		30	t CP	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	t hahv	HAK		t CP	2 tcp	ns	

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(9) UART0 to UART4

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, $T_A = -40~^{\circ}C$ to +85 $^{\circ}C$)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
rarameter	Syllibol	FIII IIailie	Condition	Min.	Max.	Oill	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK4		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SCK0 to SCK4, SOT0 to SOT4	C _L = 80 pF + 1 TTL for an output pin of	-80	80	ns	
Valid SIN \rightarrow SCK \uparrow	t ıvsh	SCK0 to SCK4, SIN0 to SIN4	internal shift clock mode	100		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t shix	SCK0 to SCK4, SIN0 to SIN4		60		ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK4		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK4		4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLov	SCK0 to SCK4, SOT0 to SOT4	C _L = 80 pF + 1 TTL for an output pin of		150	ns	
$Valid\;SIN\toSCK\;\!\!\uparrow$	t ıvsh	SCK0 to SCK4, SIN0 to SIN4	external shift clock mode	60		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK4, SIN0 to SIN4		60		ns	

Note: • These are AC ratings in the CLK synchronous mode.


- CL is the load capacitance value connected to pins while testing.
- tcp is machine cycle time (unit:ns).



(10)Timer Input Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	r Symbol Pin name Condition		Va	lue	Unit	Remarks	
Farameter	Symbol	riii iiaiiie	Condition	Min.	Max.	Oilit	iveillai ka
Input pulse width	t тıwн t тıwL	IN0 to IN3, TIN0 to TIN2		4 tcp	_	ns	



(11) Timer Output Timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Syllibol	riii iiaiiie	Condition	Min.	Max.	Oilit	Nemaiks
CLK↑→Touт transition time	tто	OUT0, OUT1, PPG0, PPG1, TOT0 to TOT2	_	30	_	ns	



(12) Trigger Input Timimg

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
raiametei	Symbol	i iii iiaiiie	Condition	Min.	Max.	Oilit	Remarks
Input pulse width	ttrgh ttrgl	IRQ0 to IRQ7, ADTG	_	5 tcp	_	ns	




(13) IEBus™ Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	Fili lialile	Condition	Min.	Max.	Onne	Remarks
$TX \to RX$ delay time (rise)	t DLY1	TX, RX		0	1000	ns	
$TX \to RX$ delay time (fall)	tDLY2	TX, RX	_	0	1000	ns	





5. A/D Converter Electrical Characteristics


 $(3.0~V \leq AVRH-AVRL,~Vcc=AVcc=5.0~V\pm10\%,~Vss=AVss=0.0~V,~T_A=-40~^{\circ}C~to~+85~^{\circ}C)$

Doromotor	Symbol	Pin name		Value		Unit	Remarks
Parameter	Syllibol	riii iiaiiie	Min.	Тур.	Max.	Onit	Remarks
Resolution	_	_	_	10	_	bit	
Total error	_	_	_	_	±5.0	LSB	
Non-linear error	_	_	_	_	±2.5	LSB	
Differential linearity error	_	_	_	_	±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss - 3.5	+0.5	AVss + 4.5	mV	
Full-scale transition voltage	V _{FST}	AN0 to AN7	AVRH – 6.5	AVRH – 1.5	AVRH + 1.5	mV	
Conversion time	_	_	_	176 tcp	_	ns	
Sampling period	_	_	_	64 tcp	_	ns	
Analog port input current	lain	AN0 to AN7	_	_	10	μΑ	
Analog input voltage	Vain	AN0 to AN7	AVRL	_	AVRH	V	
Deference voltage	_	AVRH	AVRL + 2.7	_	AVcc	V	
Reference voltage		AVRL	0	_	AVRH – 2.7	V	
Dower cumply current	lΑ	AVcc	_	5	_	mA	
Power supply current	Іан	AVcc	_	_	5	μΑ	*
Reference voltage supply	IR	AVRH	_	400	_	μΑ	
current	lпн	AVRH	_	_	5	μΑ	*
Offset between channels	_	AN0 to AN7			4	LSB	

^{*:} The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVRH = 5.0 V)

Note: • The error increases proportionally as |AVRH - AVRL| decreases.

- •The output impedance of the external circuits connected to the analog inputs should be in the following range.
- •The output impedance of the external circuit : 15.5 k Ω (Max.) (Sampling time = 4.0 μ s)
- •If the output impedance of the external circuit is too high, the sampling time might be insufficient.




6. A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions.

Output impedance values of the external circuit of 7 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of $16 \, MHz$)



• Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.

8. D/A Converter Electrical Characteristics

(Vcc = AVcc = 5.0 V \pm 10%, Vss = AVss = DVss = 0.0 V, TA = -40 °C to +85 °C)


Parameter	Symbol	Pin name		Value		Unit	Remarks	
Parameter	Symbol	Pili lialile	Min.	Тур.	Max.	Onit	Remarks	
Resolution	_	_	_	8	_	bit		
Differential linearity error	_	_		_	±0.9	LSB		
Absolute accuracy	_	_		_	±1.2	%		
Linearity error	_	_			±1.5	LSB		
Conversion time	_	_		10	20	μs	*1	
Analog reference voltage	_	DVRH	Vss + 3.0	_	AVcc	V		
Reference voltage supply	I DVR	DVRH		120	300	μΑ		
current	Idvrs	סאאם	_	_	10	μΑ	*2	
Analog output impedance	_	_	_	20	_	kΩ		


*1 : Load capacitance: 20 pF

*2 : In sleep mode


■ EXAMPLE CHARACTERISTICS

• Power Suppy Current of MB90F583C/CA







 I_{CCL} vs. V_{CC} $T_{\text{A}} = 25~^{\circ}\text{C}$, external clock input (MB90F583C only)





Iccls vs. Vcc T_A = 25 °C, external clock input (MB90F583C only)




(Continued)










Power Suppy Current of MB90583C/CA











Iccls vs. Vcc T_A = 25 °C, external clock input (MB90583C only)



(Continued)



■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
1	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S : Set by execution of instruction.
Z	R: Reset by execution of instruction.
V C	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) *: Instruction is a read-modify-write instruction. -: Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

 Table 2
 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	ı	Notation	l	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 RW0 RL0 R1 RW1 (RL0) R2 RW2 RL1 R3 RW3 (RL1) R4 RW4 RL2 R5 RW5 (RL2) R6 RW6 RL3 R7 RW7 (RL3)		(RL0) RL1 (RL1) RL2 (RL2) RL3	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3			Register indirect	0
OC OD OE OF	@RW0 + @RW1 + @RW2 + @RW3 +		@RW1 + @RW2 +		0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8 @RW7 + disp8		p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16		@RW1 + disp16 displacement @RW2 + disp16		2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16		<i>1</i> 7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register accesses for each type of addressing					
Code	Operand	Number of execution cycles for each type of addressing						
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions					
08 to 0B	@RWj	2	1					
0C to 0F	@RWj +	4	2					
10 to 17	@RWi + disp8	2	1					
18 to 1B	@RWj + disp16	2	1					
1C 1D	@RW0 + RW7 @RW1 + RW7	4 4	2 2					
1E 1F	@PC + disp16 addr16	2 1	0 0					

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)	byte	(c) v	vord	(d) long			
Operand	Cycles	Access	Cycles	Access	Cycles	Access		
Internal register	+0	1	+0	1	+0	2		
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4		
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4		
External data bus (8 bits)	+1	1	+4	2	+8	4		

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

MOV A, addr16 MOV A, ear 2 2 1 0 byte (A) ← (Ri) Dyte (A) ← (ear) Z * * * * * MOV A, ear 2 2 1 0 byte (A) ← (ear) Z * * * * * MOV A, ear 2 3 0 (b) Dyte (A) ← (ear) Z * * * *	N	I nemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOV A, Ri 1 2 1 0 byte (A) ← (Ri) Z Z - - - X -	MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)		*	_	_	_	*	*	_	_	_
MOV A, Ri 1 2 1 0 byte (A) ← (Ri) Z Z - - X - <t>- - - -</t>	MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV A, ear 2 2 + 3 + (a) 0 (b) byte (A) ← (earn) (b) byte (A) ← (earn) (b) byte (A) ← (io) Z * * * *	MOV			2	1	`_′			*	_	_	_	*	*	_	_	_
MOV A, eam 2+ 3+ (a) 0 (b) byte (A) ← (eam) Z * * * * * * *			2		1	0			*	_	_	_	*	*	_	_	_
MOV A, #imm8 2 2 3 0 (b) byte (A) ← (I(A)) Z -					0	_		Z	*	_	_	_	*	*	_	_	_
MOV A, #imm8 2 2 3 0 (b) byte (A) ← (I(A)) Z -				, ,				7	*	_	_	_	*	*	_	_	_
MOV A, @A 2 3 10 (b) byte (A) ← ((A)) Z - </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>7</td> <td>*</td> <td>_</td> <td>_</td> <td>_</td> <td>*</td> <td>*</td> <td>_</td> <td>_</td> <td>_</td>								7	*	_	_	_	*	*	_	_	_
MOV A, @RLi+disp8 3 10 2 (b) byte (A) ← (iRLi)+disp8) Z * R * * R * R *						_		7	_	_	_	_	*	*	_	_	_
MOVN A, #imm4								7	*	_		_	*	*	_	_	_
MOVX A, dir MOVX A, addr16 3 4 0 (b) byte (A) ← (dir) X * * * * MOVX A, Ri MOVX A, ear MOVX Ear, A MOXX Ear									*			_	ь	*	_		_
MOVX A, addr16 MOVX A, addr16 MOVX A, ear MOV A, ear MOV A, ear MOV A, ear MOV Ear, A MOV Ear, Ri MOV Ea	IVIOVIN	Α, #ΙΙΙΙΙΙ	'	ı	U		byte $(A) \leftarrow 1111114$	_		_	_	_	'`		_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOVX	A, dir		3	0	(b)	byte (A) \leftarrow (dir)		*	_	_	_	*		_	_	_
MOVX A, ear	MOVX	A, addr16			0	(b)	byte (A) ← (addr16)			_	_	_			_	_	_
MOVX A, eam	MOVX	A, Ri	2		1	0	byte (A) \leftarrow (Ri)	Χ	*	_	_	_		*	_	_	_
MOVX A, io 2 3 0 (b) byte (A) ← (io) X * * * MOVX A, io A, io byte (A) ← (io) byte (A) ← (io) X * * * * MOVX A, @A 2 3 0 (b) byte (A) ← (io) X * * * * MOVX A, @RWi+disp8 2 5 1 (b) byte (A) ← (io) X X * * * * MOVX A, @RWi+disp8 3 10 2 (b) byte (A) ← (io) X X * * * * MOVX A, @RWi+disp8 3 10 2 (b) byte (A) ← (io) X X * * * * * * * MOVX A, @RWi+disp8 3 10 2 (b) byte (A) ← (io) X X * * * * * * * MOVX A, @RWi+disp8 3 10 2 (b) byte (io) ← (io) X X *	MOVX	A, ear	2	2	1	0	byte (A) ← (ear)	Χ	*	_	_	_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Χ	*	_	_	_	*	*	_	_	_
MOVX A, #imm8 2 2 0 0 byte (A) ← imm8 condove (A) ← imm8 byte (A) ← imm8 condove (A) ← imm8 byte (A) ← imm8 condove (A) ←	MOVX	A, io	2		0			Χ	*	_	_	_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOVX				0	` _ '		Χ	*	_	_	_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						(b)			_	_	_	_	*	*	_	_	_
MOVX A, @RLi+disp8 3 10 2 (b) byte (A) ← ((RLi)+disp8) X * - - - * * - - - - * * -									*	_	_	_	*	*	_	_	_
MOV	MOVX					` '			*	-	_	_	*	*	_	_	_
MOV	MOV	dir A	2	3	0	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									_	_		_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		•					, , , ,		l _	_		_	*	*	_	_	_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								_	l _	_	_	_	*	*	_	_	_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								_	l _	_	_	_	*	*	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									_			_	*	*	_		_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					-			_	_				*	*	_		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						` _ '		_	_	_			*	*	_		_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						_		_	_	_		_	*	*	_	_	_
MOV eam, Ri						. ,		_	_	_		_			_		
MOV Ri, #imm8								_	_	_		_			_		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						` _ ′		_	_	_		_			_		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					-	_						_			_		_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									_	_		_	-	_	_	_	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$								_	_	_		_	_	_	_	_	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						_		_	_	_	_	_	_	_	_	_	_
/MOV @A, T			3+	4+ (a)	Ü	(b)	byte (eam) ← ımm8	_	_	_	_	_	_	_	_	_	_
XCH A, ear XCH A, eam XCH Ri, ear $\begin{bmatrix} 2 & 4 & 2 & 0 & byte (A) \leftrightarrow (ear) \\ 2+ & 5+ (a) & 0 & 2 \times (b) & byte (A) \leftrightarrow (eam) \\ 2 & 7 & 4 & 0 & byte (Ri) \leftrightarrow (ear) \\ \end{bmatrix}$			_		_								١.	١.			
XCH A, eam $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	/MOV	@A, T	2	3	0	(b)	byte ((A)) ← (AH)	_	-	_	-	_	*	*	_	-	_
XCH A, eam $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z	_	_	_	_	_	_	_	_	_
XCH Ri, ear $\begin{vmatrix} 2 & 7 & 4 & 0 \end{vmatrix}$ byte (Ri) \leftrightarrow (ear) $\begin{vmatrix} - & - & - & - & - & - & - & - & - & - $						2× (b)		Ζ	_	_	_	_	_	_	_	_	_
				, ,		_` ′		_	_	_	_	_	l _	_	_	_	_
7.3.1 131 3311	XCH	Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW A, addr16	3	4	0	(c)	word (A) ← (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW A, SP	1	1	0	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	_	_
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	_	*	_	_	_	*	*	_	_	_
MOVW A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	*	_	_	_	*	*	_	_	_
MOVW A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	*	_	_	_	*	*	_	_	_
MOVW A, io	2	3	0	(c)	word (A) \leftarrow (io)	_		_	_	_	*	*	_	_	_
MOVW A, @A MOVW A, #imm16	2	3 2	0	(c)	word (A) \leftarrow ((A)) word (A) \leftarrow imm16	_	*	_		_	*	*	_	_	_
MOVW A, #IIIIII16 MOVW A, @RWi+disp8	2	5	1	(c)	word (A) \leftarrow ITIII 16 word (A) \leftarrow ((RWi) +disp8)	_	*	_			*	*	_	_	
MOVW A, @RVII+disp8	3	10	2	(c)	word (A) \leftarrow ((RVI) +disp8) word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*		_	
INIOVIV A, WKLITUISPO	3	10		(0)	word $(A) \leftarrow ((I \setminus L)) + d(Spo)$	_			_	_			_		_
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	-	_	_	_	_	*	*	_	_	_
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, A	1	2	1	0	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ear, A	2	2	1	0	word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW eam, A	2+	3+ (a)	0	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW io, A MOVW @RWi+disp8, A	2	3 5	0	(c)	word (io) \leftarrow (A) word ((RWi) +disp8) \leftarrow (A)	_		_	_	_	*	*	_	_	_
MOVW @RVVI+disp8, A	3	10	2	(c)	word ((RVII) +disp8) \leftarrow (A) word ((RLi) +disp8) \leftarrow (A)	_		_		_	*	*	_	_	
MOVW @NLI+dispo, A	2	3	2	(0)	word (RWi) \leftarrow (ear)	_		_			*	*		_	
MOVW RWi, ear	2+	4+ (a)	1	(c)	word (RWi) ← (ear) word (RWi) ← (earn)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	4 (a)	2	0	word (RWi) \leftarrow (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) \leftarrow (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2	1	0	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW ear, #imm16	4	2	1)O	word (ear) ← imm16	_	l —	_	_	_	*	*	_	_	_
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	_	_	_	_	_	_	_	_	_	_
MOVW @AL, AH		, ,			, ,										
/MOVW@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	-	_	-	_	_	*	*	_	_	_
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2× (c)		_	_	_	_	_	_	_	_	_	_
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
MOVL A, ear	2	4	2	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL A, eam	2+	5+ (a)	0	(d)	$long(A) \leftarrow (eam)$	_	_	_	_	_	*	*	-	_	_
MOVL A, #imm32	5	3	0	0	long (A) ← imm32	-	_	-	-	_	*	*	_	-	_
MOVL ear, A	2	4	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) \leftarrow (A)	_	_	-	_	_	*	*	_	_	_

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	l —	_	*	*	*	*	_
ADD	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) + (ear)$	Ζ	_	_	l —	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3 ′	2	`o´	byte (ear) ← (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	Α	1	2 ′	0	o`´	byte $(A) \leftarrow (AH) + (AL) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) + (ear) + (C)$	Ζ	_	_	l —	_	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDDC	A	1	3 ′	0	`o´	byte (A) ← (AH) + (AL) + (C) (decimal)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) $-imm8$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) - (dir)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) - (ear)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) - (eam)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	ear, A	2	3	2	O	byte (ear) ← (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBC	A	1	2	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C)	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) - (ear) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam) $-$ (C)	Ζ	_	_	l _	_	*	*	*	*	_
SUBDC		1	3	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	_	—	—	_	*	*	*	*	_
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	_	—	—	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word $(A) \leftarrow (A) + imm16$	_	_	—	—	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW	/A, ear	2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	_	_	_	*	*	*	*	_
SUBW	Α	1	2	0	Ô	word $(A) \leftarrow (AH) - (AL)$	_	_	_	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word $(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam)	_	_	_	_	_	*	*	*	*	_
SUBW	A, #imm16	3	2 ′	0	`o´	word $(A) \leftarrow (A) - imm16$	_	_	l —	l —	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) ← (ear) – (A)	_	_	l —	l —	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) – (A)	_	_	_	_	_	*	*	*	*	*
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	_	_	_	*	*	*	*	_
SUBCW		2+	4+ (a)	0	(c)	word $(A) \leftarrow (A) - (eam) - (C)$	_	-	_	_	_	*	*	*	*	_
ADDL	A, ear	2	6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	$long(A) \leftarrow (A) + (eam)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, #imm32	5	4 ′	0	`o´	$long(A) \leftarrow (A) + lmm32$	_	_	_	_	_	*	*	*	*	_
SUBL	A, ear	2	6	2	0	$long(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBL	A, eam	2+	7+ (a)	0	(d)	$long(A) \leftarrow (A) - (eam)$	_	_	_	_	_	*	*	*	*	_
SUBL	A, #imm32	5	4 ′	0	`o´	$long(A) \leftarrow (A) - lmm32$	_	-	_	–	-	*	*	*	*	_

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	-	_	1 1	_	_	*	*	*	- -	*
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	_	<u>-</u>	-	<u>-</u>	_ _	*	*	*		- *
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) ← (ear) +1 word (eam) ← (eam) +1	_	_ _		_ _	_	*	*	*		- *
DECW DECW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_ _	1 1	1 1	1 1	_ _	*	*	*	1 1	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1		1 1	1 1	1 1	_	*	*	*	1 1	*
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_	1 1	1 1	1 1	_ _	*	*	*	ΙΙ	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	0	Ò	byte (A) ← imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) ← (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	_	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	_	_	-	_	-	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	Ι	s	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	-	-	-	1	1	1	1	*	*	_
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	-	-	-	_	_	-	*	*	_
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	-	_	-	-	_	-	*	*	_
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	-	-	-	-	-	-	*	*	_
DIVUW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A) Remainder} \rightarrow \text{word (eam)} \end{array}$	_	_	-	1	-	-	1	*	*	_
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) → word (A)	_	-	_	-	-	_	_	_	_	_
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) \rightarrow long (A)	_	-	-	-	_	_	_	-	_	_

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
DIV	Α	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	-	-	1	1	-	-	*	*	-
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A)	Z	-	-	1	ı	ı	_	*	*	-
DIV	A, eam	2+	*3	0	*6	Remainder → byte (ear) word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	-	-	Ι	Ι	Ι	-	*	*	_
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	-	_	-	1	1	1	_	*	*	-
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	ı	_	ı	ı	ı	ı	*	*	-
MULU	Α	2	*8 *9	0	0	byte (AH) *byte (AL) → word (A)	_	_	_	-	-	-	_	_	_	_
MULU MULU	A, ear A, eam	∠ 2+	*10	1 0	0 (b)	byte (A) *byte (ear) \rightarrow word (A) byte (A) *byte (eam) \rightarrow word (A)	_			_	_	_	_			
MULUW		2	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	Ö	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word $(eam) \rightarrow long(A)$	-	-	-	-	-	1	-	-	-	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Notes: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
 - When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
 - For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)						* * * *	* * * * *	R R R R R		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		_ _ _ _	- - - -			* * * * *	* * * * *	R R R R R		_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		 - - -	- - - -		1 1 1 1	* * * * *	* * * * *	R R R R R		_ _ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	_ _ _	_ _ _	_ _ _	-	_ _ _	* *	* *	R R R	_ _ _	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	_ _ _ _ _	_ _ _ _	_ _ _ _ _		1 1 1 1 1 1	* * * * * *	* * * * * *	R R R R R R R	_ _ _ _ _	_ _ _ _ _ *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	_ _ _ _	_ _ _ _	- - - -		1 1 1 1 1	* * * * * *	* * * * * *	R R R R R	_ _ _ _	- - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	_ _ _ _ _		_ _ _ _ _		111111	* * * * *	* * * * * *	R R R R R	_ _ _ _ _	_ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	_ _ _	_ _ _	_ _ _	_ _ _	* *	* *	R R R	_ _ _	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mne	monic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	-	-	1 1	1 1	*	*	R R	_	_
	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	_ _	-	-	*	*	R R	_	_ _
	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	1 1	1 1	1 1	1 1	1 1	*	*	R R	_	_ _

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	_	-	*	*	*	*	_
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 - (ear) byte (eam) \leftarrow 0 - (eam)	_ _	_ _	-	_ _	_	*	*	*	*	<u>-</u> *
NEGW	Α	1	2	0	0	word (A) \leftarrow 0 – (A)	_	_	_	-	_	*	*	*	*	_
NEGW NEGW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	1 1	1 1	1 1	1 1	*	*	*	*	<u>-</u> *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
NRML A, R0	2	*1	1		long (A) ← Shift until first digit is "1" byte (R0) ← Current shift count	-	1	-	-	-	1	*	1	1	_

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
RORC A	2	2	0	0	byte (A) ← Right rotation with carry	_	-	1	-	-	*	*	-	*	_
ROLC A	2	2	0	0	byte (A) ← Left rotation with carry	-	_	-	_	_	*	*	_	*	_
RORC ear	2	3	2	0	byte (ear) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Right rotation with carry	_	_	_	_	_	*	*	_	*	*
ROLC ear	2	3	2	0	byte (ear) ← Left rotation with carry	_	_	_	_	_	*	*	_	*	_
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) ← Left rotation with carry	-	_	-	-	-	*	*	_	*	*
ASR A, R0	2	*1	1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A, R0	2	*1	1	0	byte (A) ← Logical left barrel shift (A, R0)	-	_	-	-	-	*	*	_	*	_
ASRW A	1	2	0	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	_	_	*	*	*	_	*	_
LSRW A/SHRW A	1	2	0	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A/SHLW A	1	2	0	0	word (A) ← Logical left shift (A, 1 bit)	-	_	-	-	-	*	*	_	*	_
ASRW A, R0	2	*1	1	0	word (A) ← Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	_	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	_	*	*	_	*	_
					word (A) ← Logical left barrel shift (A, R0)										
ASRL A, R0	2	*2	1	0	long (A) ← Arithmetic right shift (A, R0)	_	_	_	_	*	*	*	-	*	_
LSRL A, R0	2	*2	1	0	long (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	-	*	_
LSLL A, R0	2	*2	1	0	long (A) ← Logical left barrel shift (A, R0)	_	-	-	-	-	*	*	-	*	_

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

	monic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
BZ/BEQ	rel	2	*1	0	0	Branch when (Z) = 1	_	-	_	_	_	_	-	_	_	_
BNZ/BN	E rel	2	*1	0	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLO		2	*1	0	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BH	IS rel	2	*1	0	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP i	rel	2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV i	rel	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV i	rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT i	rel	2	*1	0	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT i	rel	2	*1	0	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE i	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT i	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS i	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA i	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	-
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_		_	_	_
	addr16	3	3	0	Ö	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
	@ear	2	3	1	0	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
	@eam	2+	4+ (a)	0	(c)	word (PC) \leftarrow (ean)	_	_	_	_	_	_	_	_	_	_
-	@ear *3	2	5 5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	_	_	_	_
	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	_	_	_	_	_	_	_	_	_
Joivii 1	addizə	•	· ·	J	Ŭ	$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	6	1	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
	@eam *4	2+	7+ (a)	0	2× (c)	word (PC) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
	addr16 *5	3	6	0	(c) ´	word (PC) ← àddr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	7	0	2× (c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLP		2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
3, 122	Jour				` '	(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			`			(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15,	_	_	_	_	_	_	_	_	_	_
					. ,	(PCB) ← addr16 to 23										

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

N	Mnemonic	#	~	RG	В	Operation	LH	АН	1	s	т	N	z	٧	С	RMW
	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	_	_	_	-	_	*	*	*	*	_
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	_	_	_	_	_	*	*	*	*	_
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	_	_	_	_	*	*	*	*	-
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	_	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	-	_	_	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	-	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	_	_	*	*	*	-	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT	addr16	3	16	0	6× (c)	Software interrupt	_	_	R	S S S	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	 	_	R	S	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	 	_	R	S	- *	_	_	_	_	_
RETI		1	15	0	*7	Return from interrupt	_	_	*	*	*	*	*	*	*	-
LINK	#imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	-	_	_	_	_	_	1	ı	-	_
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	-	_	_	_	_	_	-	_	-	_
RET *8 RETP *9		1	4	0	(c)	Return from subroutine	_	_	_	_	_	_	_	_	_	_
KEIP "		1	6	0	(d)	Return from subroutine	_	_	_	_	_	_	_	_	_	_

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times$ (b) + $2 \times$ (c) when an interrupt request occurs, and $6 \times$ (c) for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rist	1 1 1 2	4 4 4 *3	0 0 0 *5	(c) (c) (c) *4	$\begin{aligned} & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ & (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$	_ _ _		1 1 1 1	1 1 1 1	1 1 1 1	_ _ _	1 1 1 1	_ _ _	_ _ _	- - -
POPW A POPW AH POPW PS POPW rist	1 1 1 2	3 3 4 *2	0 0 0 *5	(C) (C) (C) *4	$\begin{aligned} &\text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ &\text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ &\text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ &\text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{aligned}$	- - -	*	*	*	- - * -	- * -	*	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	-
AND CCR, #imm8 OR CCR, #imm8	2 2	3 3	0	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8	- -	_	*	*	*	*	*	*	*	<u> </u>
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	-	_	_	- 1	_	-	1 1	- 1	1 1	- -
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	_ _ _ _	- * *	1 1 1 1	1 1 1 1	1 1 1 1	_ _ _ _	1 1 1 1			- - -
ADDSP #imm8 ADDSP #imm16	2	3 3	0 0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_ _	-	-	1 1	_	_ _	1 1	- 1		- -
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	1 1	1 1	1 1	*	*			- -
NOP ADB DTB PCB SPB NCC	1 1 1 1 1	1 1 1 1 1	0 0 0 0 0	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no flag change			1 1 1 1 1	1 1 1 1 1	1 1 1 1 1		1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	
CMR	1	1	0	0	Prefix code for common register bank	-	_	_	_	_	-	-	-	-	_

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 +3} \times (push count) – 3 \times (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	1 1 1	_ _ _	1 1 1	* *	* *	_ _ _	- -	_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	- -	1 1 1	1 1 1	_ _ _	1 1 1	* *	* *	_ _ _		* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- -	1 1 1	1 1 1	_ _ _	1 1 1	_ _ _	_ _ _	_ _ _		* * *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ 	1 1 1	1 1 1	_ _ _	1 1 1	_ _ _	_ _ _	_ _ _		* * *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	- -	1 1 1	1 1 1	_ _ _	1 1 1	- -	* *	- -		- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	- -	1 1 1	1 1 1	- -	1 1 1		* *			- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	_	_	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	_	_	-	-	_	-	-	_

^{*1: 8} when branching, 7 when not branching

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	?	RG	В	Operation	H	АН	-	s	Т	N	z	>	C	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	-	-	-	-	-	-	-	-	_	_
SWAPW/XCHW A,T	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	_	Χ	_	_	-	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	_	_	—	—	R	*	_	_	_
ZEXTW	1	1	0	0	word zero extension	-	Z	-	_	_	R	*	_	1	_

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	-	_	١	-	-	-	1	_	-	_
MOVSD	2	*2	*5	*3	Byte transfer @AH $-\leftarrow$ @AL $-$, counter = RW0	_	-	-	_	_	_	-	_	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	_	_	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ \leftarrow AL, counter = RW0	ı	-	_	ı	_	*	*	ı	ı	_
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ \leftarrow @AL+, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	_	-	-	_	_	_	-	_	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	_	-	-	_	_	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	-	_	_	-	_	*	*	-	-	_

m: RW0 value (counter value)


n: Loop count


- *1: 5 when RW0 is 0, 4 + 7 × (RW0) for count out, and $7 \times n + 5$ when match occurs
- *2: 5 when RW0 is 0, $4 + 8 \times (RW0)$ in any other case
- *3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.
- *4: (b) \times n
- *5: 2 × (RW0)
- *6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.
- *7: (c) × n
- *8: 2 × (RW0)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F583CPFV MB90F583CAPFV MB90583CPFV MB90583CAPFV MB90587CPFV MB90587CAPFV	100-pin Plastic LQFP (FPT-100P-M05)	
MB90F583CPF MB90F583CAPF MB90583CPF MB90583CAPF MB90587CPF MB90587CAPF	100-pin Plastic QFP (FPT-100P-M06)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,

Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

Namel and Caralla Annamica

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0011

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.